

u_sync
hsync2_i
RTL_GEQ
hsync2_i__0
RTL_LT
vsync2_i
RTL_GEQ
vsync2_i__0
RTL_LT
plusOp_i
RTL_ADD
tick_i
RTL_ROM
tick_i__0
RTL_MUX
vc_i__0
RTL_ROM
half0_i
RTL_INV
plusOp_i__0
RTL_ADD
hsync1_i
RTL_AND
vsync1_i
RTL_AND
hc_i
RTL_MUX
tick_i__1
RTL_MUX
video_on1_i
RTL_LT
vc_i__1
RTL_MUX
video_on1_i__0
RTL_LT
half_reg
RTL_REG
vc_i
RTL_MUX
hsync_i
RTL_MUX
vsync_i
RTL_MUX
tick_reg
RTL_REG_SYNC
hc_reg[9:0]
RTL_REG
video_on0_i
RTL_AND
vc_reg[9:0]
RTL_REG
frame_tick
hsync
pix_en
video_on
vsync
x[9:0]
y[9:0]
clk
vga_sync